



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/780,867	02/19/2004	Kazuya Hizawa	OKI.390C	1983

20987 7590 05/18/2005

VOLENTINE FRANCOS, & WHITT PLLC
ONE FREEDOM SQUARE
11951 FREEDOM DRIVE SUITE 1260
RESTON, VA 20190

EXAMINER

NOVACEK, CHRISTY L

ART UNIT PAPER NUMBER

2822

DATE MAILED: 05/18/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/780,867

Applicant(s)

HIZAWA, KAZUYA

Examiner

Christy L. Novacek

Art Unit

2822

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 19 February 2004.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 3-10, 21 and 22 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 3-10, 21 and 22 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 19 February 2004 is/are: a) ☐ accepted or b) ☒ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☒ Certified copies of the priority documents have been received in Application No. 10/283,189.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date 2/19/04.
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date: _____.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____.

DETAILED ACTION

This office action is in response to the preliminary amendment filed February 19, 2004.

Drawings

Figures 1-5 should be designated by a legend such as --Prior Art-- because only that which is old is illustrated. See MPEP § 608.02(g). Corrected drawings in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. The replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 3-10, 21 and 22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Itonaga (US 20020061639, cited in IDS) in view of Yu et al. (US 20030029715).

Regarding claim 21, Itonaga discloses preparing a substrate (1) having a silicon region (7), forming a metallic layer (8) of a first thickness on the silicon region by a sputtering method, forming a protective layer (9) on the metallic layer such that the protective layer has a second thickness that is greater than the first thickness, and forming a metallic silicide layer

Art Unit: 2822

(10a/10b/10c) in an interface between the silicon region and the metallic layer by a heat treatment after forming the protective layer, such that the metallic silicide layer includes metal from the metallic layer and silicon from the silicon region (para. 0066-0138). Because the protective layer of Itonaga is made of the same material (titanium-nitride) and because it is made to be thicker than the metallic layer, it appears that the protective layer of Itonaga inherently possesses the function of protecting the metallic layer from a surrounding atmosphere. See *In re Swinehart*, 439 F.2d 210, 212-13, 169 USPQ 226, 229 (CCPA 1971) “where the Patent Office has reason to believe that a functional limitation asserted to be critical for establishing novelty in the claimed subject matter may, in fact, be an inherent characteristic of the prior art, it possesses the authority to require the applicant to prove that the subject matter shown to be in the prior art does not possess the characteristics relied on ”); and *In re Fitzgerald*, 619 F.2d 67, 205 USPQ 594 (CCPA 1980) (a case indicating that the burden of proof can be shifted to the applicant to show that the subject matter of the prior art does not possess the characteristic relied on whether the rejection is based on inherency under 35 U.S.C. 102 or obviousness under 35 U.S.C. 103).

Further regarding claim 21, although Itonaga discloses sputtering the metallic layer onto the substrate, Itonaga does not disclose any particular sputtering method. Like Itonaga, Yu discloses a process for sputtering a refractory metal layer onto the source/drain regions of a silicon substrate and heat-treating the metal layer to react with the silicon substrate to form a metal silicide layer (para. 0093-0094). Yu discloses a silicide-forming process that advantageously reduces process complexity, while improving processing efficiency and throughput (para. 0011). The process taught by Yu involves the steps of heating the substrate at a predetermined temperature, forming the metallic layer on the silicon region of the heated

Art Unit: 2822

substrate by a straight sputtering method so as to sputter straightly to the silicon region, and forming a metallic silicide layer in an interface between the silicon region and the metallic layer by a heat treatment (para. 0066-0080). At the time of the invention, it would have been obvious to one of ordinary skill in the art to use the sputtering process taught by Yu to form the metallic layer of Itonaga because Itonaga discloses using a sputtering process to form the layer and because Yu teaches that his sputtering process advantageously reduces process complexity, while improving processing efficiency and throughput.

Regarding claim 3, Yu discloses that the predetermined temperature can be in the range of 10°C-500°C (para. 0068).

Regarding claim 4, Yu discloses that the metallic layer can be formed by a long-throw or collimate sputtering method (para. 0028, 0031, 0032, 0035, 0041, 0042, 0058).

Regarding claim 5, Itonaga discloses that the metallic layer can be cobalt or titanium (para. 0138).

Regarding claim 6, Itonaga discloses that the depth of the silicon region is larger than the first thickness of the metallic layer (Fig. 1B).

Regarding claim 7, Itonaga discloses that the protective layer can be made of titanium-nitride (para. 0069).

Regarding claim 8, Itonaga discloses that the first thickness of the metallic layer is 8nm (para. 0069).

Regarding claim 9, Itonaga fails to disclose that the second thickness of the protective layer is equal to or more than 30nm. At the time of the invention, it would have been obvious to one of ordinary skill in the art to use routine experimentation to determine an appropriate

Art Unit: 2822

thickness of which to form the protective layer of Itonaga, depending upon the materials being used for the metallic layer and the protection layer and the atmospheric conditions of the deposition and annealing processes, because such variables of art recognized importance are subject to routine experimentation and discovery of an optimum value for such variables is obvious. See *In re Aller*, 105 USPQ 233 (CCPA 1955). Furthermore, Applicant's specification contains no disclosure of either the critical nature of the claimed dimension or any unexpected results arising therefrom.

Regarding claim 10, Itonaga discloses a source region and a drain region (7) of a MOS transistor are formed in the silicon region wherein the metallic silicide layer is formed (para. 0066).

Regarding claim 22, Itonaga discloses that the MOS transistor includes a polysilicon gate (4), forming a metallic layer on the gate, and forming the metallic silicide layer in an interface between the gate and the metallic layer (Fig. 1C; para. 0066).

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure:

Yoon et al. (US 6,740,585) disclose heating a silicon substrate, forming a metallic layer on the heated substrate by a straight sputtering method, forming a protective layer on the metallic layer, and forming a metallic silicide layer in an interface between the silicon substrate and the metallic layer by heat treatment.

Art Unit: 2822

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Christy L. Novacek whose telephone number is (571) 272-1839. The examiner can normally be reached on Monday-Thursday and alternate Fridays 7:30 - 5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amir Zarabian can be reached on (571) 272-1852. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

CLN
May 10, 2005


AMIR ZARABIAN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800